The classification of topological insulators predicts the existence of high-dimensional topological phases that cannot occur in real materials, as these are limited to three or fewer spatial dimensions. We use electric circuits to experimentally implement a four-dimensional (4D) topological lattice. The lattice dimensionality is established by circuit connections, and not by mapping to a lowerdimensional system. On the lattice's three-dimensional surface, we observe topological surface states that are associated with a nonzero second Chern number but vanishing first Chern numbers. The 4D lattice belongs to symmetry class AI, which refers to time-reversal-invariant and spinless systems with no special spatial symmetry. Class AI is topologically trivial in one to three spatial dimensions, so 4D is the lowest possible dimension for achieving a topological insulator in this class. This work paves the way to the use of electric circuits for exploring high-dimensional topological models. arXiv:2001.07427v1 [cond-mat.mes-hall] 
Introduction.-Topological insulators are materials that are insulating in the bulk but host surface states protected by nontrivial topological features of their bulk bandstructures [1, 2] . They are classified according to symmetry and dimensionality [3] [4] [5] [6] [7] , with each class having distinct and interesting properties. The celebrated two-dimensional Quantum Hall (2DQH) phase [8] , for instance, has topological edge states that travel unidirectionally on the one-dimensional (1D) edge, whereas three-dimensional (3D) topological insulators based on spin-orbit coupling have surface states that act like massless 2D Dirac particles. The classification of topological insulators contains hypothetical high-dimensional phases [3] that cannot be realized with real materials, since electrons only move in one, two, or three spatial dimensions. These include several types of four-dimensional Quantum Hall (4DQH) phases, which are characterised by a 4D topological invariant called the second Chern number and exhibit a much richer phenomenology than the 2DQH phase [9] [10] [11] [12] . In recent years, topological phases have been implemented in a range of engineered systems including cold atom lattices [13] , photonic structures [14] , acoustic and mechanical resonators [15, 16] , and electric circuits [17] [18] [19] [20] [21] [22] [23] [24] [25] [26] [27] [28] . Some of these platforms can realise lattices that are hard to achieve in real materials, raising the intriguing prospect of using them to create high-dimensional topological insulators. Although there have been demonstrations of "topological pumps" that map 4D topological lattice states onto lower-dimensional systems [29] [30] [31] [32] , there has been no experimental realisation of a 4D topological insulator with protected surface states on a 3D surface.
Here, we describe the implementation of a 4DQH phase using electric circuits to access higher dimensions. Since electric circuits are defined in terms of lumped (discrete) elements and their interconnections, lattices with genuine high-dimensional structure can be explicitly constructed by applying the appropriate connections [33] [34] [35] . In this way, we experimentally implement a 4D lattice hosting the first realisation of a Class AI topological insulator [5, 6] , which has no counterpart in three or fewer spatial dimensions.
In the symmetry-based classification of topological phases [3] [4] [5] [6] [7] , Class AI includes time-reversal (T) symmetric, spinless systems that are not protected by any special spatial symmetries. Whereas the 2DQH phase is tied to nontrivial values of the first Chern number, which requires T-breaking [36] , 4DQH phases rely on the second Chern number, which does not [9] [10] [11] [12] . Even though the Class AI conditions are ubiquitous [13, 14] , the class is topologically trivial in one to three dimensions [3] [4] [5] [6] [7] . Hence, realising a Class AI topological insulator requires going to at least 4D. We focus on a theoretical 4D lattice model recently developed by one of the authors [37] , which exhibits a nonzero second Chern number with vanishing first Chern numbers. Hence, we obtain the first observations of topological surface states that are intrinsically tied to 4D band topology, with no connection to lower-dimensional topological invariants.
The present approach, based on circuit connections, is distinct from other recently-investigated methods for accessing higher-dimensional models. One of the alternatives involves manipulating internal degrees of freedom, such as oscillator modes, to act as synthetic dimensions [38] [39] [40] [41] [42] [43] [44] [45] [46] [47] [48] [49] [50] [51] [52] . Although there have been theoretical proposals for using synthetic dimensions to build 4D topological lattices [40, 43] , all experiments so far have been limited to 1D and 2D [51] . Another approach involves adiabatic topological pumping schemes, which map high-dimensional models onto lower-dimensional setups by replacing spatial degrees of freedom with tunable parameters [29] [30] [31] [32] . As mentioned above, 2D topological pumps based on cold atoms and photonics have recently been used to explore Class A (T-broken) 4DQH systems [30, 53, 54] . However, topological pumps have the drawback of being inherently limited to probing specific quasistatic solutions of a high-dimensional system, without realising a genuinely high-dimensional lattice. Moreover, in those experiments the second Chern number in 4D is not truly independent of the first Chern numbers in 2D, which are nonzero.
Our 4D lattice is implemented using electric circuits with carefully chosen capacitive and inductive connections. The lattice model has two topologically distinct phases: a 4DQH phase and a conventional insulator, with the choice of phase governed by a parameter m that maps to certain combinations of capacitances and inductances. Using impedance measurements that are equivalent to finding the local density of states (LDOS), we show that the 4DQH phase hosts surface states on the 3D surface, while the conventional insulator phase has only bulk states. By varying the driving frequency, we show that the topological surface states span a frequency range corresponding to a bulk bandgap, as predicted by theory. Our experimental results also agree well with circuit simulations. This work demonstrates that electric circuits are a flexible and practical way to realise higherdimensional lattices, paving the way for the exploration of other previously-inaccessible topological phases.
4DQH model and circuit realization.
-The 4D lattice model is shown schematically in Fig. 1(a) . The spatial coordinates are denoted x, y, z, and w. The lattice contains four sublattices labelled A, B, C and D, with sites connected by real nearest neighbour hoppings ±J. The four bands host two pairs of Dirac points in the Brillouin zone; each pair is the time-reversed counterpart of the other. To control the pairs separately, long-range hoppings with amplitudes ±J and ±J are added within the x-z plane [these long-range hoppings are omitted from Fig. 1 (a) for clarity, but are shown in Fig. 1(c) ]. Upon adding mass +m to the A and B sites, and −m to the C and D sites, the Dirac masses for the different Dirac point pairs close at m = J − 2J and m = J − 2J . These gap closings are topological transitions, such that, for J = −J , the second Chern number of the lower bands is -2 (nontrivial) if |m| < 3|J |. Since T is unbroken, the first Chern number is always zero, so the model exhibits QH behaviour stemming purely from the second Chern number [37] .
For the experiment, we set J = 1 and J = −J = 2, so that the topological transition of the bulk lattice occurs at m = ±6. We take a finite 4D lattice with three unit cells (6 sites) in the x and z directions, and one unit cell (2 sites) in y and w. Periodic boundary conditions are applied along y and w to mitigate finite-size effects, and are implemented using nearest neighbor type connections between opposite ends of the lattice. The lattice has a total of 144 sites, of which we consider 16 to be bulk sites (defined as being more than 2 sites away from a surface) and 128 to be surface sites.
Circuit realization.-The finite 4D lattice is imple- mented with a set of connected printed circuit boards, shown in Fig. 1(b) . Each site i of the tight-binding model maps to a node on the circuit, and the mass term maps to a circuit component of conductance −D ii connecting the node to ground. Each hopping J ij between sites i and j maps to a circuit element of conductance D ij connecting the nodes. We add extra grounding components with conductance D ii in parallel with −D ii . If an external AC current I i flows into each node i at frequency f , and V i is the complex AC voltage on that node, Kirchhoff's law states that
We define
where α is a positive real constant. Then capacitances (inductances) correspond to positive (negative) real H ij . We require that at a reference working frequency f = f 0 , the values of H ij (f 0 ) match the desired tight-binding lattice Hamiltonian. We map the positive nearest neighbor hopping J = 1 to capacitance C 0 = 1 nF by taking α = 2πf 0 C 0 . The long-range hopping J then maps to capacitance C = 2 nF. By setting f 0 = 1/(2π √ L 0 C 0 ) ≈ 113 kHz, the negative nearest neighbor hopping maps to inductance L 0 = 2 mH, and the negative long-range hopping J = −2 maps to inductance L = 1 mH.
The grounding conductance of node i is parameterised
where L ij are the components of the circuit Laplacian L.
In our experiments, we measure the impedance between a given node r and the common ground by applying a 1 V sine wave of frequency f 0 on that node, and measuring the voltage V r and the current I r . The impedance between node r and the ground is the rth diagonal term of the inverse of the circuit Laplacian L:
Using Eq. (3), one can show that [20] 
where ψ n (r) is the n-th energy eigenstate's amplitude on site r, and E n is the corresponding eigenenergy. Therefore Re[Z r ] = (1/πα) n δ(E − E n ) |ψ n (r)| 2 is, up to a scale factor, the LDOS of the target lattice at energy E when measured at f = f 0 . Experimental results.- Fig. 2(a) shows the band diagram of the infinite bulk tight-binding model as a function of the mass detuning parameter m. For |m| < 6, the system is in a 4DQH phase, with a topologically nontrivial bandgap centered at E = 0, which hosts topological surface states. The band diagram for the 144-site tightbinding model is shown in Fig. 2 curves indicate the degree to which each eigenstate is concentrated on the surface, as defined by
where ψ(r) denotes the energy eigenfunction, whose magnitudes are averaged over either surface or bulk sites. Due to the finite lattice size, both the bulk and surface spectrum are split into sub-bands. The closing of the bulk gap is shifted to |m| ≈ 4, and the surface states occur most prominently at small values of E and |m|. In the Supplementary Information, we plot band diagrams for increasing lattice sizes, showing that the spectra come into close agreement with Fig. 2(a) as finite-size effects become negligible [55] . We now fabricate a set of circuits with parameters m ∈ {0, 1, . . . , 8} and E ∈ {0, 1}. Figure 2 (c)-(f) shows the measured LDOS (at f = f 0 ) for four representative samples. From the experimental data, which agrees well with circuit simulations [55], we see that the surface LDOS is high and the bulk LDOS is low when in the topologically nontrivial bandgap [Fig. 2(c) and (d) ]. For E = 0, m = 4, which corresponds roughly to the gap-closing point, there is no significant difference between the surface and bulk LDOS. For E = 0, m = 8, the LDOS on all sites is low, consistent with being in a topologically trivial bandgap.
To further quantify the differences between the 4DQH and conventional insulator phases, Fig. 3(a) plots the experimentally-determined ratio of the mean LDOS on surface sites to the mean LDOS on bulk sites, for different values of the mass detuning parameter m. These measurements are performed at f = f 0 , corresponding to E = 0. With increasing m, the ratio decreases sharply from around 4.5 in the 4DQH regime to around unity in the conventional insulator regime. This result is consistent with the outcomes of circuit simulations [ Fig. 3(f) ].
The frequency dependent circuit impedances are consistent with the spectral features of a system with a topological phase transition. Figure 3 Discussion.-We have used electric circuits to implement a 4D lattice hosting a 4D Quantum Hall phase. This is the first experimental demonstration of a 4D topological lattice, and of a Class AI topological insulator. This is also the first experimental exploration of a 4DQH model with nontrivial second Chern number but trivial first Chern numbers. Using impedance measurements, we have demonstrated that the LDOS on the 3D sur-face is enhanced in the 4DQH phase, due to the presence of topological surface states; the enhanced surface response is shown to span the frequency range of the bulk bandgap. The gap closing is also clearly observed, despite being shifted by finite-size effects. In future work, it is desirable to find ways to probe the detailed features of the 3D surface states, which are predicted to be two robust isolated Weyl points of the same chirality, a situation that does not occur in lower-dimensional topological models [37] . This successful implementation of 4D lattices of very substantial size (144 sites) shows that electronic circuits are an excellent platform for exploring exotic band topological effects, and a promising alternative to the "synthetic dimensions" approach [38, 39, 45] to realizing higher-dimensional lattices.
While this work was being done, we became aware of a related theoretical proposal to use circuits for realizing similar Class AI topological insulators [56] .
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Supplementary Information

SUPPLEMENTARY NOTE 1: CIRCUIT DESIGN DETAILS
The circuit is divided into several printed circuit boards (PCBs), stacked on top of each other. As shown in Fig. S1 , each PCB is divided into 6 × 6 = 36 nodes, corresponding to the dimensions of the 4D lattice in the x-z plane; see Fig. 1(c) of the main text. Each x-z lattice plane actually consists of several PCBs stacked with vertical electrical interconnects, in order to fit all the necessary circuit components.
Let I i be the external current injected into node i, V j the voltage (relative to ground) on node j, and D ij the conductance between nodes i and j for i = j. Moreover, let the conductance between node i and ground be
(S1) By Kirchhoff's laws,
Note that in Eq. (S2), the sum can be taken either over all j, or equivalently over j = i. We now adjust D ii so that, at a reference working frequency f 0 ,
for each node i, with some constant α and target energy E. At f = f 0 , Eq. (S4) then becomes
We require H ij (f 0 ) to match the target tight-binding Hamiltonian, which has parameters J = 1, J = −J = 2. For real α, positive (negative) real values of H ij correspond to capacitances (inductances). As described in the main text, by choosing α and f 0 we can assign the following circuit elements to the lattice model's hopping terms: 
For each node, we determine the grounding conductance required to satisfy Eq. (S5). Suppose node i is connected to other nodes by p i type-C 0 capacitors, q i type-L 0 inductors, p i type-C capacitors, and q i type-L inductors (these connections depend on which sublattice the node lies on, and whether it lies in the bulk or on the surface). Then
(S10)
Taking f = f 0 and plugging into Eq. (S5) gives
(S11)
The on-site mass term is H ii (f 0 ) = ±m, depending on whether the node is on the A,B or C,D sublattices. Hence, the grounding conductance must satisfy
To achieve this in the experiment, we connect each node i to ground with 6 − p i type-C 0 capacitors, 3 − q i type-L 0 inductors, 4 − p i type-C capacitors, and 4 − q i type-L inductors. Additionally, (i) we connect each node to ground by an extra inductor L g , and (ii) if node i belongs to sublattice C or D, we connect it to ground by an extra capacitor C m = 2mC 0 . As a result, the grounding conductance of node i at an arbitrary frequency f is
where ∓ refers to sublattice A,B or C,D respectively. At f = f 0 , this satisfies Eq. (S12) if we pick
Hence,
Returning to Eq. (S4), define the quantity in the parentheses-which gives rise to the E term in Eq. (S6)-as
Eq. (S6) then generalises to
Now observe that in Eq. (S17), the first term D (g)
ii (f ) is defined by Eq. (S15) for any f , and the third term is likewise defined by Eq. (S10) for any f . However, D ii (f ) is defined only at f = f 0 . This turns out not to be a problem for our system of equations, since this term is exactly cancelled by the Hamiltonian term in Eq. (S18), which possesses the same ambiguity. We are therefore free to give D ii (f ) any frequency dependence, consistent with its value at f 0 (i.e.,
With this choice, E i (f ) becomes i-independent, and Eq. (S18) simplifies to
This can be interpreted as a family of response equations with an f -dependent Hamiltonian and fixed energy E. For general f , the Hamiltonian's hopping terms are determined by the circuit elements summarised in Eq. (S8), and its on-site mass term is determined by Eq. (S19); for f = f 0 , it reduces to the target Hamiltonian. Suppose E is in a topological gap of the target Hamiltonian, so that topological edge states exist at frequency f 0 . As we vary f away from f 0 , the Hamiltonian varies smoothly, deviating from the form of the target Hamiltonian (e.g., the positive and negative nearest neighbor hoppings become unequal in magnitude). Throughout this variation, so long as E lies in a gap, the topological properties are unchanged and the topological edge states continue to exist. Thus, the f -dependent response of the circuit behaves like a bandstructure. For small m, the circuit exhibits a finite-width topological bandgap in f -space; tuning m closes this bandgap, and causes the topological edge states to disappear.
SUPPLEMENTARY NOTE 2: FINITE-SIZE EFFECTS IN THE TIGHT-BINDING MODEL
As shown in Fig. 1(a) of the main text, the bandgap of the infinite tight-binding model closes at m = 6. However, as shown in Fig. 1(b) , for a finite lattice of the same size as our experimental sample the gap closing occurs around m = 4; moreover, the edge states appear at small values of m. To show that this discrepancy is a standard finite-size effect, Fig. S2 plots the band edges (i.e., the pair of eigenvalues closest to E = 0) for a series of lattices with {3, 4, 5, 7, 10, 25} unit cells along both x and z. Along y and w, these lattices remain one unit cell wide with periodic boundary conditions (equivalent to k y = k w = 0). The colors indicate whether the eigenstate is concentrated on the surface (red) or in the bulk (blue). As the size of the lattice increases, the eigenvalues at large m (in the conventional insulator regime) approach the predicted bulk band edges, while the eigenvalues in the topological insulator regime spread over a larger range of m corresponding to the topologically nontrivial gap. Fig. S3 plots the frequency dependence of the LDOS measure Re[Z r ], averaged over on surface and bulk sites, for m = 0, 1, . . . , 8. In Fig. 3(b) -(e) and (g)-(j), only a few values of m were shown for brevity. The experimental results are shown in Fig. S3(a) , and the corresponding simulation results are shown in Fig. S3(b) . The discrepancies between experimental and simulation results can be explained by the disorder in the experimental samples: according to the manufacturer data sheets, individual capacitors and inductors have 10% tolerance in the stated capacitances and inductances; moreover, as discussed in Supplementary Note 4, there are variations in the resistances of the individual capacitors, inductors, and interconnects.
SUPLEMENTARY NOTE 3: FREQUENCY RESPONSE FOR DIFFERENT MASS PARAMETERS
SUPPLEMENTARY NOTE 4: DETAILS OF CIRCUIT SIMULATIONS
All circuit simulations are performed with ngspice, a free software circuit simulator. To model circuit losses, we treat each capacitor and inductor as having a 5Ω resistance in series with the purely capacitive or inductive element. This has the same order of magnitude as the resistances stated in the data sheets for the individual circuit components; we pick a uniform value of 5Ω to represent the various hard-to-characterise resistances in the PCBs.
The simulations are performed like the experiments: i.e., we apply a sine wave voltage source to each node, use the steady-state voltage and current to determine the complex impedance, and hence obtain the LDOS on each site. In Fig. S4 , we show how the simulated frequency-dependent LDOS measure is affected by circuit resistance. The upper row shows the outcomes for 5Ω resistances, identical to the results shown in Fig. S3 and Fig. 3 of the main text (which are a good match for experimental results). The lower row shows the results with an order of magnitude lower resistance (0.5Ω). As can be seen, the main effect of the circuit resistances is to smooth out the frequency dependence of the LDOS measure, but the signatures of the topological edge states and bulk bandgap are present in either case. Figure S5 shows the simulated LDOS profile for E = 0, m = 0, 4, 8 and E = 1, m = 0 (using 5Ω resistances), corresponding to the experimental results shown in Fig. 2 
